The neu-MOS transistor, recently discovered by Shibata and Ohmi in 1991,1 uses capacitively coupled inputs onto a floating gate. Neu-MOS enables the design of conventional analog and digital integrated circuits with a significant reduction in transistor count.2'3 Furthermore, neu-MOS circuit characteristics are relatively insensitive to transistor parameter variations inherent in all MOS fabrication processes. Neu-MOS circuit characteristics depend primarily on the floating gate coupling capacitor ratios. It is also thought that this enhancement in the functionality of the transistor, ie. at the most elemental level in circuits, introduces a degree of flexibility which may lead to the realisation of intelligent functions at a system level.4 This paper extends the neu-MOS paradigm to complementary gallium arsenide based on HIGFET transistors. The design and HSPICE simulation results of a neu-GaAs ripple carry adder are presented, demonstrating the potential for very significant transistor count, area and power dissipation reduction through the use of neu-GaAs in VLSI design. Due to the proprietary nature of complementary GaAs data and SPICE parameters, the simulation results are based on a representative composite perameter set derived from a number of complementary GaAs processes. Preliminary simulations indicate a factor of 4 reduction in gate count, and a factor of over 50 in power dissipation over conventional complementary GaAs. Small gate leakage is shown to be useful in eliminating unwanted charge buildup on the floating gate.
INTRODUCTION
Complementary GaAs has a number of highly desirable properties for low-power, high-speed digital and mixed RF/digital applications. These include low voltage operation (O.9V to 1.5V), very low static power dissipation using CMOS-like designs and significantly higher operating speeds than CMOS.
The neuron-MOS transistor (neu-MOS for short) was originally developed at Tohoku University in 1991. 1 The structure of a neu-MOS transistor is identical to an ordinary MOS transistor, but with a number of additional inputs capacitively coupled onto a floating gate, as shown in Figure 1 . The floating gate potential is a weighted sum of the inputs, the weightings being determined by coupling capacitor ratios.
The use of neu-MOS transistors provides additional functionality which allows, for example, the design of a full adder cell with only 8 transistors as compared to 28 in CMOS and an area of 55% of the CMOS design. 5 The goal of this article is to extend the neu-MOS paradigm to the complementary GaAs technology. In particular, we demonstrate the suitability of HIGFET transistors for application to neu-GaAs,6 present a basic neu-GaAs circuit structure and the simulation results of a neu-GaAs 4 bit ripple carry adder. The neu-GaAs transistor is shown in Figure 1 . The analysis of this structure is identical to that of the neu-MOS transistor given in,1 and the floating gate potential is given by C1V1+C2V2+...+CNVN 5F CT where CT 5 the sum of the coupling capacitors C1 to C and C0 . C0 is the sum of all parasitic capacitances from the floating gate to the substrate, including the floating gate to source and drain capacitances.
A basic variable threshold neu-GaAs inverter structure is shown in Figure 2 . This neu-GaAs inverter is a fundamental building block in digital neu-GaAs design and is similar to an ordinary CMOS like ratioless inverter consisting of a p-type GaAs pull-up and an n-type pull-down transistor. The gates of the two transistors are connected and two inputs which are capacitively coupled to this floating gate are added. When the floating gate potential exceeds the inverter threshold, the inverter output becomes low and vice versa. By using two inputs, one which we wish to invert, V2,-, and one as a threshold control, Vf, the effective neu-GaAs inverter threshold as seen from the input V2 can be made variable. The simulation results for three values of Vref are shown in Figure 2 
CHOICE OF GAAS TECHNOLOGY
The realisation of neu-GaAs circuits requires that the floating gate voltage remain stable for periods of time depending on the clock frequency being used. This means that a low gate leakage current is needed. The HIGFET uses a semi The simulations which have been performed are based on a realistic composite SPICE parameter set derived from a number of complementary GaAs processes, including Honeywell,7 Sandia,8 Univ. Lille9 and MIT.1° It must also be mentioned that the neu-GaAs simulation results are somewhat hypothetical in that convenient capacitors, such as polysilicon 1 to polysilicon 2 in CMOS, do not exist in complementary GaAs. The added benefits of neu-GaAs as well as its possible integration into mixed RF/digital applications should provide strong justification for the inclusion of a special capacitive (metal-insulator-metal) layer to existing HIGFET processes.
A 4-BIT NEU-GAAS RIPPLE CARRY ADDER
A 4-b RCA was chosen as a simple circuit to demonstrate the feasibility of circuit design using neu-GaAs. Ripple carry adders have relatively low power dissipation, but the delay for computing the final carry depends on the number of bits to be added because the carry propagates successively from the first stage to the last. The basic neu-GaAs full-adder (FA) is implemented based on the following expressions obtained from the truth table for addition: ci=1 4= a+b+c_i 2 si=1 4== a+b+c_i-2c 1 where a and b2 are the two bits at the th position and c is the carry generated at the position.
As there are no negative voltages in the circuit (there is only a 1.5 V supply), -2c+i must be converted into 2(Tj -1) and hence: ci = 1 4== a2 + b2 + c_1 2 si=1 == a+b+c_i+2 3
It should be noted that in order to compute s, has to be pre-computed. The neu-GaAs realisation of the two inequality expressions for c2 and s2 is shown on the right hand side of Figure 3 . Figure 3 also compares the full adder cell design in both conventional complementary GaAs and neu-GaAs and shows a signficant transistor count reduction in the neu-GaAs design. 
SIMULATION RESULTS FOR THE NEU-GAAS RCA
The technique used to simulate the RCA structure using HSPICE is as follows. The two input words were set to (U3 a2 a1 ao) = (0 0 0 0) and (b3 b2 b1 b0) = (1 11 1) as shown in Figure 4 . The c2 was switched from 0 to 1.5 V at a frequency of 200 MHz. This causes the output carry c3 to switch when the input carry c2 propagates through the four bit slices. Figure 5 shows that there is no degradation of the c0 output even when is maintained high for an extended period of time (25ns). The proposed neu-GaAs transistor structure does not require a specific procedure to remove residual floating gate charge. The reason for this is the presence of a small gate leakage current. This is of the order of a few nA.
CONCLUSION
A complementary neuron GaAs structure has been proposed and a ripple carry adder based on this structure has been simulated. It has been shown that by using neu-GaAs, a very significant reduction in the number of transistors is attainable over conventional complementary GaAs adder designs.
The use of neu-GaAs techniques in HIGFET transistor designs promises to give VLSI designers more freedom in designs where area, delay and power dissipation are critical and hence provides a step forward towards ULSI integration density.
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